

# PRODUCT/PROCESS CHANGE NOTIFICATION

PCN AMS-HES/14/8507 Dated 16 Jun 2014

**Qualification of Crolles Fabrication plant as second source** 

#### Table 1. Change Implementation Schedule

·	
Forecasted implementation date for change	09-Jun-2014
Forecasted availability date of samples for customer	09-Jun-2014
Forecasted date for <b>STMicroelectronics</b> change Qualification Plan results availability	09-Jun-2014
Estimated date of changed product first shipment	15-Sep-2014

#### Table 2. Change Identification

Product Identification (Product Family/Commercial Product)	see attached list
Type of change	Waferfab additional location
Reason for change	To have two fabrication sites to support any upside on volume
Description of the change	Additional qualified frontend plant is activated to support demand upside
Change Product Identification	See FG's
Manufacturing Location(s)	


#### Table 3. List of Attachments

Customer Part numbers list	
Qualification Plan results	

Customer Acknowledgement of Receipt	PCN AMS-HES/14/8507
Please sign and return to STMicroelectronics	Sales Office Dated 16 Jun 2014
Qualification Plan Denied	Name:
Qualification Plan Approved	Title:
	Company:
Change Denied	Date:
Change Approved	Signature:
Remark	
· · · · · · · · · · · · · · · · · · ·	

Name	Function
Lee, Wing-Sze	Marketing Manager
Italia, Francesco	Product Manager
Lisi, Giuseppe	Q.A. Manager

### **DOCUMENT APPROVAL**





### PRODUCT/PROCESS CHANGE NOTIFICATION

### Analog, MEMS and Sensor Group Additional capacity for HCMOS5 and HCMOS6 (STLED316SMTR)



UMC Taiwan





ST Crolles & UMC Taiwan



#### WHAT:

Progressing on the activities related to HCMOS5LA and HCMOS6 technologies manufacturing expansion, ST is glad to announce additional production site in ST Crolles (France)

	Current process	additional process	Comment
Material			
diffusion location	UMC Taiwan	ST Crolles	No change
Wafer dimension	8 inches	8 inches	
Metallization	AlCu	AlCu	No change
Passivation	PSG/Nitride	PSG/Nitride	No change
EWS	ST Singapore	ST Singapore	No change

For the complete list of part numbers affected by the change, please refer to the attached Product list.

Samples are available, upon request.

#### WHY:

To improve service to ST Customers and increase capacity for the affected technologies.

#### HOW:

HCMOS5LA and HCMOS6 are processes already qualified in ST Crolles for other products. Extension of the line for additional AMS products is qualified based on qualification plan here attached. Here below you'll find the details of qualification plan.

Qualification program and results:

The qualification program consists mainly of comparative electrical characterization and reliability tests. Please refer to Reliability evaluation plan for all the details.

#### WHEN:

Production in ST Crolles for STLED316SMTR is forecasted in Jun' 2014.



#### Marking and traceability:

Unless otherwise stated by customer specific requirement, the traceability of the parts assembled with the new material set will be ensured by datecode and lot number.

The changes here reported will not affect the electrical, dimensional and thermal parameters keeping unchanged all information reported on the relevant datasheets.

There is as well no change in the packing process or in the standard delivery quantities.

Lack of acknowledgement of the PCN within 30 days will constitute acceptance of the change. After acknowledgement, lack of additional response within the 90 day period will constitute acceptance of the change (Jedec Standard No. 46-C).

In any case, first shipments may start earlier with customer's written agreement.

Shipments from new Wafer FAB location will be tracked on the ST Standard Label as showed below:

-	ufactured under patents or patents pending	
STMicroelectronics	Assembled in: 1234567890123456 Pb-free 2nd Level Interconnect MSL: 12 Bag seal date: dd mm yyyy PBT: 260 C Category: xx ECOPACK/RoHS	
ctr	TYPE: 1234567890123456 1234567890123456	Wafer fab code will move from "LE" to "VJ"
le	Total Qty: 12345	
roe	Trace codes PPYWWLL1 WX TF PPYWWLL2 WX TF	
Ü	Marking 12345678901234567890	
·H	Bulk ID 1234567890123	
STM	Please provide the bulk ID for any inquiry	
(	Generic ST Standard label	





# **Change Qualification Plan**

Double source front end plant qualification ST Crolles HCMOS5 and HCMOS 6

	Test vehicle	Lo	cations
Product Lines:	V886, V632, 2012, V681	Wafer Diffusion Plants:	ST Crolles 200
Product Families:	<ul> <li>8-bit XpanderLogic with Advanced Touch Screen Control</li> <li>Micro Power rail to rail I/O Dual Op Ampli- fier</li> </ul>	EWS Plants: Assembly Plants: T&F Plants:	ST Singapore UTAC Thai Limited, ST Bouskoura. ST Shenzhen
	<ul> <li>Stereo classD audio power amplifier</li> <li>18-bit enhanced port expander with keypad controller</li> </ul>	Reliability Lab.:	UTAC Thai Limited, ST Bouskoura, ST Shenzhen IMS- Singapore Reliability Lab, ST Grenoble Lab
P/Ns:	STMPE811QTR,TSV632IDT,TS2012EIJT, STMPE1801		
Product Groups:	AMS		
Product Divisions:	HIGH-END SENSOR and ANALOG		
Packages:	VFQFPN16 3x3x1 mm, SO8, Flip Chip		
Silicon Proce techn.:	s:HCMOS6, HCMOS5		

#### **DOCUMENT INFORMATION**

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	1-2013	15	F MURILLON	JM BUGNARD	First issue

Reference document :

RER6043-011-W-13, 14-Jan-2013, author Alfio Riciputo, Approved by Giovanni Presti

Report ID 2012-W16 H5/HF5, author X. Gagnard, approved by JM Bugnard

APM-MHD/10/5340 qualification report HCMOS5, Authors F.Murillon O. Girard, approved by F. Paccard REL-6043-314W10 , 16-Nov-2010, author Stefania Motta, Approved by Giovanni Presti

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.

Note: This report is a summary of the qualification trials performed in good faith by STMicroelectronics in order to evaluate the potential qualification risks during the product life using a set of defined test methods.



### TABLE OF CONTENTS

2 GLOSSARY	<b>5</b> 5
	<b>5</b> 5
3.1 OBJECTIVES	
3.2 CONCLUSION	5
4 CHANGE CHARACTERISTICS	6
4.1 CHANGE DESCRIPTION	6
4.2 Change details	6
4.3 TEST VEHICLES DESCRIPTION	6
5 TESTS RESULTS SUMMARY	
5.1 Test vehicles	7
5.2 TEST PLAN AND RESULTS SUMMARY	7
TESTS DESCRIPTION	8

## **<u>1</u>** APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
AEC-Q100	Stress test qualification for automotive grade integrated circuits
AEC-Q101	Stress test qualification for automotive grade discrete semiconductors
AEC-Q001	Guidelines for part average testing
AEC-Q003	Guidelines for Characterizing the Electrical Performance of IC Products
JESD47	Stress-Test-Driven Qualification of Integrated Circuits

### 2 GLOSSARY

DUT	Device Under Test
PCB	Printed Circuit Board
SS	Sample Size

## **<u>3</u>** QUALIFICATION EVALUATION OVERVIEW

#### 3.1 Objectives

Through this qualification plan, the HCMOS5 and HCMOS6 technologies transfer is evaluated, to be diffused at Crolles.

### 3.2 Conclusion

Qualification Plan requirements must be fulfilled without exception. It is stressed that reliability tests must show that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests must demonstrate the ruggedness of the products and safe operation, which is consequently expected during their lifetime.

## 4 CHANGE CHARACTERISTICS

### 4.1 Change description

Additional source for HCMOS5 and HCMOS6 in ST Crolles

### 4.2 Change details

	Current process	additional process	Comment
Material			
diffusion location	UMC Taiwan	ST Crolles	No change
Wafer dimension	8 inches	8 inches	
Metallization	AlCu	AlCu	No change
Passivation	PSG/Nitride	PSG/Nitride	No change
EWS	ST Singapore	ST Singapore	No change

## 4.3 Test vehicles description

	P/N STMPE811QTR	P/N TSV632IDT	P/N TS2012EIJT	P/N STMPE1801	
Wafer/Die fab. information					
Wafer fab manufacturing location	Crolles 200	Crolles 200	Crolles 200	Crolles 200	
Technology	HCMOS6LA	HCMOS5LA	HCMOS5LA	HCMOS6LA	
Process family	HCMOS6	HCMOS5	HCMOS5	HCMOS6	
Die finishing back side	RAW SILICON	RAW SILICON	RAW SILICON	RAW SILICON	
Die size (microns)	2370x 2370 micron	1020 x 1090µm <sup>2</sup>	2150x2150µm <sup>2</sup>	203 x2030 µm <sup>2</sup>	
Bond pad metallization layers	AlCu	AlCu	AlCu	AlCu	
Passivation type	PSG + NITRIDE	PSG+Nitride+PIX	PSG + NITRIDE	PSG + NITRIDE	
Wafer Testing (EWS) in-					
formation					
Electrical testing manufacturing location	ST Singapore	ST Singapore	NA	NA	
Tester	J750	ASL1000	NA	NA	
Assembly information					
Assembly site	UTAC Thai	ST Bouskoura	ST Shenzhen	ST Shenzhen	
Package description	VFQFPN 16 3x3x1.0	SO8	Flip Chip	Flip Chip	
Molding compound	G770HCD	Sumitomo G700K	N/A	N/A	
Frame material	Copper	Copper	N/A	N/A	
Die attach process	Epoxy glue	Epoxy glue	N/A	N/A	
Die attach material	Epoxy 8006NS	Epoxy 8601S-25	N/A	N/A	
Wire bonding process	Thermosonic ball bonding	Thermosonic ball bon- ding	N/A	N/A	
Wires bonding mate-	Gold wire 1 mil	Copper wire 1 mil	N/A	N/A	
rials/diameters					
Lead finishing process	Preplated frame	Preplated frame	Bump	Bump	
Lead finishing/bump solder mate-	NiPd Pre-plated	NiPdAgAu	SnAgCu	SnAgCu	
rial					
Final testing information					
Testing location	SC - UTAC Thai	ST Bouskoura	ST Shenzhen	ST Shenzhen	
Tester	Credence D10	ASL1K	ASL1K	ASL3K	

6

## 5 TESTS RESULTS SUMMARY

## 5.1 Test vehicles

Lot #	P/N	Process/ Package	Diffusion lot	Product Line	Comments
1	STMPE811QTR	HCMOS6 / QFN16 3x3	J245RTY	V886	
2	TSV632IDT	HCMOS5 / SO8	J131MAC	V632	
3	TS2012EIJT	HCMO5 / Wafer level CSP	J920FZJ	2012	
4	STMPE1801	HCMOS6 / Wafer level CSP	J013EHH	V681	

## 5.2 Test plan and results summary

	-	0.1			<b>a</b> :	Failure/SS				
Test	PC	Std ref.	Conditions	SS	Steps	Lot 1	Lot 2	Lot 3	Lot 4	Note
Die Oriented Tests										
HTB High Temp. Bias	Ν	JESD22 A-108	Tj = 125°C, BIAS		168H 1000H	0/77 0/77	0/78 0/78	0/78 0/78	0/77 0/77	
HTSL High Temp. Storage Life	Ν	JESD22 A-103	Ta = 150°C		168H 1000 H	0/45 0/45	0/78 0/78		0/45 0/45	
<b>ELFR</b> Early Life Failure Rate	Ν	AEC Q100 - 008	Ta=125°C		48H		0/200			
Package oriented test				-	-		-			
PC Preconditioning		JESD22 A-113	Drying 24 H @ 125°C Store 168 H @ Ta=85°C Rh=85% Oven Reflow @ Tpeak=260°C 3 times		Final	PASS	PASS		PASS	
AC Auto Clave (Pressure Pot)	Y	JESD22 A-102	Pa=2Atm / Ta=121°C		168 H		0/78			
TC Temperature Cycling	Υ	JESD22 A-104	Ta = -65°C to 150°C		100cy 500cy		0/78 0/78	0/78 0/78	0/77 0/77	
THB Temperature Humidity Bias	Y	JESD22 A-101	Ta = 85°C, RH = 85%, BIAS		168H 500 H 1000 H		0/78 0/78		0/77 0/77 0/77	
Other Tests										
ESD			HBM			2kV	4kV	2kV		
ESD Electro Static Discharge	-	AEC Q101-001, 002 and 005	MM				300V	200V		
5			CDM			250V	1.5kV	750V		
LU Latch up	Ν	AEC Q100-004	LU			200mA	200mA			

#### (1) AnnexES

## **Tests Description**

Test name	Description	Purpose				
Die Oriented						
HTOL High Temperature Operating Life HTB	configuration, approaching the operative	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. The typical failure modes are related to, silicon degradation, wire-bonds degradation, oxide				
High Temperature Bias		faults.				
HTRB High Temperature Reverse Bias	The device is stressed in static configuration, trying to satisfy as much as possible the fol- lowing conditions:	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way.				
HTFB / HTGB High Temperature Forward (Gate) Bi- as	<ul> <li>low power dissipation;</li> <li>max. supply voltage compatible with diffusion process and internal circuitry limitations;</li> </ul>	To maximize the electrical field across either re- verse-biased junctions or dielectric layers, in or- der to investigate the failure modes linked to mo- bile contamination, oxide ageing, layout sensitivi- ty to surface effects.				
HTSL High Temperature Storage Life	the max. temperature allowed by the pack-	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress- voiding.				
ELFR Early Life Failure Rate	The device is stressed in biased conditions at the max junction temperature.	To evaluate the defects inducing failure in early life.				
Package Oriented						
PC Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	As stand-alone test: to investigate the moisture sensi- tivity level. As preconditioning before other reliability tests: to verify that the surface mounting stress does not im- pact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.				
AC Auto Clave (Pres- sure Pot)		To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.				
<b>TC</b> Temperature Cy- cling	cursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo- mechanical stress induced by the different thermal expansion of the materials interacting in the die- package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die- attach layer degradation.				
<b>THB</b> Temperature Hu- midity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.				
THS Temperature Humidi- ty Storage	The device is stored at controlled conditions of ambient temperature and relative humidity.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.				

Test name	Description	Purpose
PTC Power & Tempera- ture Cycling	The power and temperature cycling test is performed to determine the ability of a device to withstand alternate exposures at high and low temperature extremes with operating bi- ases periodically applied and removed.	It is intended to simulate worst case conditions encountered in typical applications. Typical failure modes are related to parametric limits and functionality. Mechanical damage such as cracking, or break- ing of the package will also be considered a fail- ure provided such damage was not uinduced by fixturing or handling.
EV External Visual	Inspect device construction, marking and workmanship	To verify visual defects on device (form, marking,).
LI Lead Integrity	Various tests allow determining the integrity lead/package interface and the lead itself when the lead(s) are bent due to faulty board assembly followed by rework of the part for reassembly.	This test is applicable to all throughhole devices and surface-mount devices requiring lead forming by the user.
<b>WBP</b> Wire Bond Pull	The wire is submitted to a pulling force (approx- imately normal to the surface of the die) able to achieve wire break or interface separation be- tween ball/pad or stitch/lead.	To investigate and measure the integrity and robust- ness of the interface between wire and die or lead metallization
<b>WBS</b> Wire Bond Shear	The ball bond is submitted to a shear force (paral- lel to the pad area) able to cause the separation of the bonding surface between ball bond and pad area.	To investigate and measure the integrity and robust- ness of the bonding surface between ball bond and pad area.
<b>DS</b> Die Shear	This determination is based on a measure of force applied to the die, the type of failure re- sulting from this application of force (if failure occurs) and the visual appearance of the re- sidual die attach media and substrate/header metallization.	The purpose of this test is to determine the integrity of materials and procedures used to attach semiconduc- tor die or surface mounted passive elements to pack- age headers or other substrates.
PD Physical Dimension	All physical dimension quoted in datasheet of the device are measured.	Verify physical dimensions to the applicable user de- vice packaging specification for dimensions and tol- erances.
<b>SD</b> Solderability	This evaluation is made on the basis of the ability of these terminations to be wetted and to produce a suitable fillet when coated by tin lead eutectic solder. A preconditioning test is included in this test method, which degrades the termination fin- ish to provide a guard band against marginal fin- ishes.	The purpose of this test method is to provide a referee condition for the evaluation of the solderability of terminations (including leads up to 0.125 inch in di- ameter) that will be assembled using tin lead eutectic solder. These procedures will test whether the packag- ing materials and processes used during the manufac- turing operations process produce a component that can be successfully soldered to the next level assem- bly using tin lead eutectic solder.
Other		
ESD Electro Static Dis- charge	The device is submitted to a high voltage peak on all his pins simulating ESD stress according to different simulation models. <b>CBM</b> : Charged Device Model <b>HBM</b> : Human Body Model <b>MM</b> : Machine Model	To classify the device according to his suscepti- bility to damage or degradation by exposure to electrostatic discharge.
LU Latch-Up	The device is submitted to a direct current forced/sunk into the input/output pins. Removing the direct current no change in the supply current must be observed.	To verify the presence of bulk parasitic effect in- ducing latch-up.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

**RESTRICTIONS OF USE AND CONFIDENTIALITY OBLIGATIONS:** 

THIS DOCUMENT AND ITS ANNEXES CONTAIN ST PROPRIETARY AND CONFIDENTIAL INFORMATION. THE DISCLOSURE, DISTRIBUTION, PUBLICATION OF WHATSOEVER NATURE OR USE FOR ANY OTHER PURPOSE THAN PROVIDED IN THIS DOCUMENT OF ANY INFORMATION CONTAINED IN THIS DOCUMENT AND ITS ANNEXES IS SUBMITTED TO ST PRIOR EXPRESS AUTHORIZATION. ANY UNAUTHORIZED REVIEW, USE, DISCLOSURE OR DISTRIBUTION OF SUCH INFORMATION IS EXPRESSLY PROHIBITED.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2014 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com